1. DSpace at Acharya Institutes
  2. .Acharya Institute of Technology
  3. Department of Electronics and Communication Engineering
  4. Question Paper
  5. 3rd Semester
  6. Dec 2025 - Jan 2026
Please use this identifier to cite or link to this item: http://13.232.72.61:8080/jspui/handle/123456789/10741
Full metadata record
DC FieldValueLanguage
dc.date.accessioned2026-06-26T06:19:54Z-
dc.date.available2026-06-26T06:19:54Z-
dc.date.issued2026-01-
dc.identifier.urihttp://13.232.72.61:8080/jspui/handle/123456789/10741-
dc.language.isoenen_US
dc.publisherVTUen_US
dc.subjectElectrical and communicationen_US
dc.subjectQuestion Papersen_US
dc.subject3rd Semen_US
dc.titleDepartment of Electrical and Communication Engineeringen_US
dc.typeOtheren_US
Appears in Collections:Dec 2025 - Jan 2026

Files in This Item:
File Description SizeFormat 
Digital System Design Using Verilog_BEC302.pdf905.06 kBAdobe PDFView/Open
Electronics Principles and Circuits-BEC303.pdf1.96 MBAdobe PDFView/Open
Basic Signal Processing-21EC33.pdf3.09 MBAdobe PDFView/Open
Show simple item record


Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.