Seventh Semester B.E./B.Tech. Degree Examination, June/July 2025 Advanced VLSI

Tir	ne:	3 hrsa 13	Max. Marks: 100			
Note: Answer any FIVE full questions, choosing ONE full question from each module.						
	Module-1					
1	a. b.	With a neat flow diagram, explain the steps involved With neat diagram, explain the following: i) Programmable logic devices	in ASIC design. (10 Marks)			
		ii) Structured gate arrays.	(10 Marks)			
2	a.	OR With relevant diagram and equations, explain the c	onventional ripple carry adder. Mention			
	b.	its limitations. Explain the following: i) I/O cells	(10 Marks)			
		ii) Cell compilers. Module-2	(10 Marks)			
3	a. b.	Explain the measurement of delay in floor planning. Briefly explain the following: i) Goals and objectives of placement	(10 Marks)			
		ii) Timing driven placement method.	(10 Marks)			
4	a. b.	Explain physical design flow with respect to placem Explain global routing between blocks.	ent. (10 Marks) (10 Marks)			
		Module-3				
5	a.	Explain the verification process with an example.	(10 Marks)			
	b.	Discuss direct testing method and its limitations in s	ystem verilog. (10 Marks)			
		OR				
6		Describe fixed size arrays with an example.	(08 Marks)			
	b.	Explain dynamic arrays with sample code.	(06 Marks)			
	C.	Explain array reduction methods and array locator m	eethods. (06 Marks)			
Module-4						

7	a.	Explain tasks, functions and void functions in system verilog.	(10 Marks)
	b.	Explain time values in system verilog.	(10 Marks)

OR

8	a.	List the interface tradeoffs in system verilog.	(08 Marks)
	b.	Explain system verilog assertions.	(12 Marks)

Module-5

9	a.	What is Randomization? Explain all design inputs in detail for randomization.	(10 Marks)
	b.	Explain in detail about iterative and array constraints.	(10 Marks)
		OR	
10	a.	Describe various functional coverage strategies in detail.	(10 Marks)
	b.	Discuss various carriage options with an example.	(10 Marks)