BEC/BTE/BVL601

Sixth Semester B.E./B.Tech. Degree Examination, June/July 2025

Embedded System Design

Max. Marks: 100
Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.

2. M: Marks, L: Bloom's level, C: Course outcomes.

74.67	_	Module – 1	M	L	C
Q.1	a.	What is Embedded System? List the applications of Embedded System.	06	L2	CO ₁
	b.	Give the difference between microcontroller and Microprocessor	06	L2	CO
	c.	Explain about opto coupler and Push button switch with neat diagram	08	L2	CO
-2024/2000		OR			
Q.2	a.	Give the classification of Embedded System with examples.	06	L2	CO
	b.	Give the difference between Von-Neumann and Harvard Architecture.	06	L2	CO
	c.	Explain Piezo buzzer, sensor and actuators in embedded system with neat	08	L2	CO
		diagram.			
		Module – 2			
Q.3	a.	Explain the characterstics and quality attributes of Embedded System.	06	L2	CO
	b.	Explain the working of washing machine with a neat functional diagram	06	L2	,CO2
	c.	Design and automatic tea/coffee vending machine based on FSM model.	08	L3	CO
		OR			
Q.4	a.	Explain operational and non operational attributes of embedded systems.	06	L2	CO
	b.	Explain the hardware and software co-design in embedded system.	06	L2	CO.
	c.	With the help of FSM model, explain the system design and operation of automatic seat belt warning.	08	L2	CO.
		Module – 3			
Q.5	a.	Explain monolithic and microkernel with suitable example for each.	06	L2	CO.
Q.S	b.	Explain different conditions that favour deadlock.	06	L2	CO
	c.	Describe pre-entire SIF scheduling and calculate all the performance	08	L2	CO
	C.	factors.	00	112	CO.
		OR			
Q.6	a.	Explain task, process and threads in ARM processor.	06	L2	CO
	b.	With a diagram explain the concept of counting semaphore with an example.	06	L2	CO
	0	Explain the IDE environment for embedded system design with a neat	08	L2	CO.
	c.	block diagram	00	112	CO.
		Module – 4			
Q.7	a.	Explain the functions of various units in ARM cortex M ₃ processor architecture in brief.	08	L2	CO
	h	Explain the various interrupts and exception along with the vector address	06	L2	CO
	b.	Explain the Various interrupts and exception along with the vector address Explain the ARM core data flow model with a neat diagram.	06	L2	CO
	c.	OR	00	114	CO
0.0	0	Explain program status register in cortex M ₃ alog with vector address	08	L2	CO
Q.8	a.	Explain program status register in cortex M ₃ alog with vector address Explain any five applications of ARM cortex M ₃ based on its features	06	L2	CO
	b.	With adiagram, explain two operation modes and privilege levels in cortex	06	L2	CO
	c.	With adiagram, explain two operation modes and privilege levels in cortex M_3	UU	LL2	
		1 of 2			l

BEC/BTE/BVL60						
		Module – 5				
Q.9	a.	Write an ALP to add the first 10 integer number using cortex M ₃ processor	06	L2	CO5	
*	b.	Explain shift and rotate instruction of CORTEX M ₃ with examples	06	L2	CO5	
	c.	Describe CMSIS with diagram and its functions.	08	L2	CO5	
		OR				
Q.10	a.	Explain 16 – bit instructions with example.	06	L2	CO5	
		a) ADD				
		b)CMP				
		c)ASR				
	b.	Write an assembly language to determine the parity of 32 bit number.	06	L2	CO5	
	c.	Explain 32 bit instruction with example	08	L2	CO5	
		a) ADC				
		b)BFC				
		c)LSL				
		d) PUSH				

* * * * *