

All and	-1351			
PERMIT				
USN	No.1			
1 1 10 - 1	11 (5)			

21EC63

Sixth Semester B.E./B.Tech. Degree Examination, Dec.2024/Jan.2025 VLSI Design and Testing

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Realize the CMOS compound gate for the following functions:
 - (i) Y = ABC + D
- (ii) $Y = \overline{A(B+C) + DE}$

(08 Marks)

- b. Implement a positive edge triggered D flip flop using transmission gate and write the necessary timing diagram. (08 Marks)
- c. Analyze the working of tristate inverter.

(04 Marks)

OF

- 2 a. Draw the circuit diagram of CMOS inverter and derive its transfer characteristics by graphical method. (06 Marks)
 - b. Derive the equation for drain current of a MOSFET in non-saturated and saturated region of operation. (10 Marks)
 - c. Explain the following non-ideal effects of MOSFETs:
 - (i) Channel length modulation
- (ii) Mobility degradation.

(04 Marks)

Module-2

- 3 a. With neat diagrams, explain the complete CMOS n-well fabrication process. (10 Marks)
 - b. Draw the layout diagram for the following function and also estimate the area.

$$Y = (A + B + C)D$$

(10 Marks)

OR

- 4 a. Using Elmore delay model estimate the t_{pdf} and t_{pdr} of a 3-input NAND gate if the output is loaded with 'h' identical gates. (08 Marks)
 - b. Find the logical effort and parasitic delay of (i) 2 input NOR gate and (ii) 3-input NAND gate. (06 Marks)
 - c. Construct necessary equivalent circuit for the computation of t_{pdf} of an inverter driving another inverter using RC delay model. (06 Marks)

Module-3

- 5 a. With necessary circuit diagrams explain the operation of (i) 4 transistor DRAM and (ii) 3 transistor DRAM cells. (10 Marks)
 - b. Explain the operation of full CMOS SRAM cell with necessary circuit topology. (06 Marks)
 - c. Explain the hysteresis characteristics of ferroelectric capacitor with necessary diagram.

(04 Marks)

OR

6 a. Explain the operation of 4×4 NOR based ROM array with necessary circuit diagram.

(08 Marks)


- b. With necessary circuit diagram and bias conditions, explain the operation of NOR flash memory.

 (06 Marks)
- c. Explain binary tree based column decoder design with necessary diagram. (06 Marks)

(06 Marks)

Module-4


- 7 a. Differentiate between fault and failure with an example. Explain different types of stuck at fault with example. (06 Marks)
 - b. Explain feedback bridging fault with an example.
 - c. For the circuit shown in Fig.Q7(c), using Boolean difference (i) detect s-a-0 and s-a-1 at x_1 , (ii) determine partial Boolean difference for $x_2 1 n p F$.



(08 Marks)

OR

8 a. What is fault diagnosis? Explain delay fault detection with an example. (08 Marks)
b. Find the test pattern for line 6 s-a-0 for the circuit shown in Fig.Q8(b) using D algorithm.



Module-5

- 9 a. For the state table shown in Table Q9(a), find
 - (i) Response for 010 sequence, (ii) Homing tree, (iii) Distinguishing tree.

defice,	(11) 110	nining nee,	(III) DISI
Presen	t State	In	put
		x = 0	x = 1
A	A	B, 0	D, 0
I	3	A, 0	B, 0
(D, 1	A, 0
I)	D, 1	C, 0

Table Q9(a)

(10 Marks)

- b. Write a note on functional fault model to detect faults in sequential circuits. (05 Marks)
- c. Explain the process of testing sequential circuit as iterative combinational circuits. (05 Marks)

OR

- 10 a. Define the terms controllability and observability with an example. (05 Marks)
 - b. With a neat logic diagram, explain clocked hazard free latches used in LSSD technique.

(08 Marks)

c. Explain partial scan technique using system clock with necessary diagram. (07 Marks)

* * * *