## CBCS SCHEME

Ma	1 1/1				DECOCC
USN	100		1		BEC306C
0,01	1 3 1				

## Third Semester B.E./B.Tech. Degree Examination, Dec.2023/Jan.2024 Computer Organization and Architecture

Time: 3 hrs.

Max. Marks: 100

Note: 1. Answer any FIVE full questions, choosing ONE full question from each module.
2. M: Marks, L: Bloom's level, C: Course outcomes.

<del></del>		2. M: Marks, L: Bloom's level, C: Course outcomes.  Module – 1	M	L	С
Q.1	a.	Explain the basic operational concepts of a computing system. With a		L2	CO1
	<u> </u>	neat diagram.			
	b.	Explain the various performance parameters effecting the	8	L2	CO <sub>1</sub>
		performance of a computer and also provide the basic performance			
	<del> </del>	equation.			
	c.	Perform the following using 2's complement arithmetic. Use 5 bit	4	L3	CO <sub>1</sub>
		representation. State whether overflow flag is set or not with			
		justification i) -17 + 18 ii) -27 – 30.			
		OR			
Q.2	a.	Explain Big-Endian and Little Endian assignments.	6	L2	CO1
	b.	Consider a computer that has a byte addressable memory organized	4	L3	CO <sub>1</sub>
		32-bit words according to a big endian scheme. A program reads			
		ASCII characters entered by a keyboard and store them in successive			
		byte locations starting at location 1000. Show the contents of the two			
		memory words "JOHNSON". Repeat the same of little endian			
		scheme.			
		[NOTE : ASCII code for JOHNSON : 4A, 4F, 48,4E, 53, 4F, 4E.	. (		
	c.	Explain the following with illustrations	10	L2	CO1
		i) Three address instruction			001
		ii) Two address instruction			
		iii) One address instruction			
		iv) Zero address instruction			
Q.3	a.	Module – 2  Define addressing mode. List the various addressing modes.	6	L1	CO2
2.0	b.	Registers R1 and R2 of a computer contain the decimal values 1200	10	L3	CO <sub>2</sub>
	ι.	and 1400. What is the effective address of the memory open and in	10	LIS	COZ
		each of the following instructions?			
		i) Load 20(R12), (R5) ii) Move #3000, R5 iii) Store R5, 30(R1, R2)			
	Alle	iv) Add – (R2), R5 v) Subtract (R1) + R5.			
	174				
	c.	Write a short sequence, of machine instructions for the task: "Add	4	L3	CO <sub>2</sub>
		the contents of memory location A to those of B and place the answer			
		in location C. Instructions Loads LOC, R <sub>i</sub> and store R <sub>i</sub> , LOC are			
		available for data transfer and Add instruction is available for			
		addition.			
		OR			
Q.4	a.	Explain the concept of stack and Querres with an example.	6	L2	CO2
	b.	What are assembler directives? Explain various assembler directives	8	L2	CO2
		with an example.			
	1	¥ .			

	c.	Write a program in check which the given byte is	6	L3	CO2
		add, store a byte '0' in location 1001 and else store a byte '1' in location 1001. Data is available in location 1000.			
		Module – 3			
			10	L1,2	CO3
Q.5	a.	of handling interrupts from multiple devices.			
		Explain various ways of accessing I/O devices.	6	L2	CO3
	b.	Differentiate memory mapped I/O and I/O mapped I/O.	4	L1	CO3
	c.	Differentiate memory mapped no and no mapped a si	- 1		
		OR	7		
0.6		Write a program that reads one line from keyboard, stores it in buffer	6	L3	CO3
Q.6	a.	and echos it back to display.			
		Explain how vectored interrupts are handled by array processor in	6	L2	CO3
	b.				
		general.	8	L2	CO3
	c.	Explain Direct memory access control.			
		Module – 4			
<u> </u>	T	Define: i) Memory Access time ii) Memory cycle time iii) MFC	4	L1	CO4
Q.7	a.	signal iv) Vertual or logical address.			
	1	With a neat diagram, explain the working principle of magnetic disk.	6	L2	CO4
	b.	With a neat diagram, explain internal organization of 16 × 8 memory	10	L2	CO4
	c.	organization.			55
		organization.			
		OR		-	
00		Discuss the concept of cache memory.	6	L3	CO4
Q.8	a.	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	8	L2	CO4
	D.	2m × 8 dynamic memory chip.			
	c.	Explain the concept of virtual memory.	6	L2	CO4 "W
		Explain the consept of			
		Module - 5			
Q.9	a.	With a neat diagram, explain single bus organization of the data path	8	L2	CO5
Q.		inside a processor.			
	b.		6	L3	CO5
	c.	TIVIL A 1 1 1 1 1 min min no grammed control unit	6	L2	CO5
		With a now shown, suprime			
		OR			
Q.10	a.	The state of the s	8	L2	CO5
Q.10	b	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	6	L3	CO5
	C.	5: 11 i-tion of a control unit to allow conditional	6	L3	CO5
	V	branching in the microprogram.			
	3	OTMITATION OF THE PROPERTY OF			

\* \* \* \* \*