

## CBCS SCIENE

Third Semester B.E. Degree Examination, June/July 2024 **Analog and Digital Electronics** 

Time: 3 hrs. Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- Explain the construction working and characteristics of Light Emitting Diode. 1 (06 Marks)
  - With a neat circuit diagram and Mathematical analysis explain fixed bias circuit. b. (07 Marks)
  - Show how IC-555 timer can be used as Astable Multivibrator with Waveforms. C. (07 Marks)

- Discuss successive approximation register method of A to D converter with detailed 2 conversion process. (08 Marks)
  - With neat diagram and waveform, explain working of inverting Schmitt trigger circuit. b.
  - (06 Marks) Explain Adjustable Voltage Regulator with diagram and suitable equations. (06 Marks)

Module-2

- Simplify the following function using K-map and obtain simplified Boolean expressions: 3  $f_1(a, b, c, d) = \sum m(0, 1, 2, 4, 5, 6, 8, 9, 10, 12, 13)$  $f_2(a, b, c, d) = \sum m(1, 3, 5, 7, 9) + \sum d(6, 12, 13).$ 
  - (10 Marks) b. Simplify the following Boolean function by using Quine-Mcclusky (QM) method  $F(A, B, C, D) = \sum m(0, 2, 3, 6, 7, 8, 10, 12, 13)$ . Find all the prime implicants. (10 Marks)

OR

Minimize the following function using MEV technique, use 'd' a MEV variable  $f(A, B, C, D) = \sum m(0, 1, 2, 7, 8, 9, 14, 15).$ 

With an example, explain Petrik's method.

(08 Marks)

18CS33

- (06 Marks)
- Solve the following clearly mention prime implicants and essential prime implicants  $f(a, b, c, d) = \sum m(1, 5, 6, 7, 11, 12, 13, 15).$ (06 Marks)

Module-3

- What are Hazards in digital systems? Explain static 1 and static 0 hazards. (08 Marks)
  - What is Multiplexer? Discuss 8 to 1 MUX with the help of logic diagram and equation.

Discuss the importance of three state buffer with example. C.

(06 Marks) (06 Marks)

OR

Show how using a 3 to 8 decoder and multiinput or gates following Boolean expressions can 6 a. be realized simultaneously

 $F_1(A, B, C) = \sum m(0, 4, 6)$ 

 $F_2(A, B, C) = \sum m(0, 5)$ 

 $F_3(A, B, C) = \sum m(1, 2, 3, 7)$ 

(06 Marks)

- Realize  $f(a, b, c, d) = \sum m(1, 5, 6, 10, 13, 14)$  using AND-OR logic with number of levels, Gates and Gate inputs. (06 Marks)
- Write a short note on PLA and PAL.

(08 Marks)

Module-4

- Discuss the operation of SR-Latch using NOR gates. Show how SR Latch can be used for (08 Marks) switch debouncing. (06 Marks)
  - Explain Gated SR-latch using NAND gate.
  - Differentiate between Latch and flip flop and explain the structure of VHDL program. (06 Marks)

- Explain the working operation of SR-flipflop and JK flip flop with truth table and 8 (08 Marks) waveforms.
  - Draw the logic diagram of master slave JK flip flop using NAND gates and explain the (07 Marks) working with suitable timing diagram.
  - Discuss Toggle Flip Flop with truth table and characteristic equation. (05 Marks)

Module-5

- Explain Parallel Adder with Accumulator with neat diagram and operation. (08 Marks)
  - What is Register? Explain how 4 bit register with data load clear and clock constructed (07 Marks) using D flip flops. (05 Marks)
  - Discuss the operation of data transfer between Register. C.

OR

- Design the counter using D flip flop for the given sequence 0 3 2 6 4 7 0. 10 (08 Marks)
  - Explain synchronous Binary Counter with logical diagram and transition table. (06 Marks) b.
  - Explain the working of 8 bit serial in serial out shift register using SR flip flop. (06 Marks)