## GBGS SCHEME

USN			17EC53
Fifth Semester B.E. Degree Examination, Dec.2023/Jan.2024			
Verilog HDL			
Tin	ne: í	3 hrs. Max. M	larks: 100
-		ote: Answer any FIVE full questions, choosing ONE full question from each mo	
		Module-1	
1	a.	Explain the process of VLSI IC designing using typical flow diagram.	(10 Marks)
	b.	Explain briefly the importance of HDL.	(05 Marks)
	C.	Explain component instance with an example.	(05 Marks)
		OR A	
2	a.	Explain the design methodologies with an example for each.	(12 Marks)
	b.	Explain the various abstraction levels used in verilog HDL.	(08 Marks)
		20, 14, 2	
3	a.	Module-2 Explain the following lexical conventions with an example for each.	
3	a.	i) Comments	
		ii) Operators	
		iii) Identifiers	
		iv) Keywords	
	L	v) Escaped identifiers.	(10 Marks)
	b.	Explain the following data types with an example for each.	(10 Marks)
		OR	
4	a.	Explain the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components of verilog module with neat block diagram and an example of the components o	mple of SR
		latch.	(10 Marks)
	b.	Explain the various port connection rules with a neat diagram and an example.	(06 Marks)
	C.	Explain illegal port connection with an example.	(04 Marks)
		Module-3	
5	a.	Define the different types of gate delays and explain delay specifications in veri	log with an
		example for each delay specification.	(10 Marks)
	b.	A 2 input XOR gate can be built from my_and, my_or and my_not gates. Constru	
		module in verilog that realizes the logic function, $Z = x\overline{y} + \overline{x}y$ . Inputs are x and	
		the output. Write a stimulus module that exercise all four combination of x and y	inputs. (10 Marks)
			(LU MININS)
		OR	
6	a.	Explain the equality operators with examples for all possible output conditions.	(10 Marks)
	b.	Write a verilog description for 4:1 multiplexer using conditional operator is	n dataflow

Module-4
Explain the structured procedure with suitable examples for each. 7 (10 Marks) a.

abstraction combinations of inputs.

Write a Verilog code for one bit comparator using if - else - if statement and a stimulus module that exercises all combinations of inputs. (10 Marks)

(10 Marks)

## OR

- Explain the following with suitable examples 8
  - i) Blocking assignments
  - ii) Non-blocking assignment

(10 Marks)

- b. Explain the following loops with examples:
  - i) While ii) For iii) Forever

(10 Marks)

## Module-5

- Explain the synthesis, optimize and fitting the design process with a neat diagram. (10 Marks) 9
  - Explain the following with examples:
    - Constants i)
    - Signals ii)
    - Variables iii)

(10 Marks)

## OR

Explain the relationship between entity and architecture in VHDL with an example. 10 a.

(10 Marks)

- What is an attribute? State the following attributes with an example for each:
  - i) 'left
  - 'right ii)
  - iii) 'high
  - iv) 'low
  - v) 'length
  - vi) 'range

(10 Marks)