

CBCS SCHEME

18EC644

Sixth Semester B.E. Degree Examination, June/July 2023 **Digital System Design Using Verilog**

Time: 3 hrs.		3 hrs. Max. Max. Max. Max. Max. Max. Max. Max	arks: 100	
Note: Answer any FIVE full questions, choosing ONE full question from each module.				
1	a.	Module-1 What are the effects of capacitive loading and propagation delay on signal	transitions	
1	a.	between logic level?	(10 Marks)	
	b.	Develop a verilog model for a 7-segment decoder that includes an addition		
		"BLANK" that overrides the BCD input and causes all segments not to lit.	(10 Marks)	
	OR			
2	a.	Discuss about fixed point numbers and fixed-point representation in verilog.	(10 Marks)	
	b.	Explain the synchronous timing methodologies.	(10 Marks)	
3	0	Module-2 Degion of 16K at 48 hit moment using 16K at 16 hit moment assurement.	(00 1/4 - 1 -)	
3	a. b.	Design a $16K \times 48$ -bit memory using $16K \times 16$ -bit memory component. Explain flow through and pipelined SSRAM with the help of timing diagram.	(08 Marks) (12 Marks)	
		Explain to withough and pipelined gold tive with the help of thining diagram.	(12 1/14/145)	
		OR		
4	a.			
	b.	data to be written and read. While the other port allows data to be read. Determine whether there is an error in the ECC word "000111000100", and if so	(10 Marks)	
	0.	betermine whether there's all error in the Elec word '000111000100', and it so	(05 Marks)	
	c.	Discuss about multiport memories.	(05 Marks)	
Modulo 2				
5	a.	Module-3 Explain the internal organization of a CPLD, with neat diagram.	(10 Marks)	
	b.	Explain different types of packaging and circuit boards.	(10 Marks)	
6	0	OR Define signal integrity. Discuss ground because in signal integrity and task	niana naad	
6	a.	Define signal integrity. Discuss ground bounce issue in signal integrity and tech to reduce ground bounce effect.	(10 Marks)	
	b.	Discuss the internal architecture of FPGA.	(10 Marks)	
7		With a next Course explain flesh ADC and SAR ADC	(10 M. 1.)	
7	a. b.	With a neat figure, explain flash ADC and SAR ADC. Discuss about multiplexed buses, with neat figure.	(10 Marks) (10 Marks)	
	٠.		(
OR				
8	a.	Explain the following serial interface standards.	(10 7/1 1)	
		i) $RS - 232$ ii) I^2C .	(10 Marks)	

b. Explain the following I/O synchronization techniques:

- i) Polling
- ii) Interrupts.

(10 Marks)

Module-5

9 a. Explain the design flow of hardware/software codesign.

b. Explain floor plan, placement and routing of ASIC physical design.

(10 Marks)

(10 Marks)

OR

10 a. Explain the concepts of scan design and boundary scan.
b. Explain Built-In Self Test (BIST) techniques. (10 Marks)

* * * * *