

15EC63

(05 Marks)

## Sixth Semester B.E. Degree Examination, June/July 2023 **VLSI** Design

Max. Marks: 80

	Note: Answer any FIVE full questions, choosing ONE full question from each module.					
		Module-1				
1	a.	Derive the CMOS inverter DC characteristics graphically from p device and	d n device			
		characteristics and show all operating regions.	(08 Marks)			
	b.	Explain the working of nMOS enhancement mode transistor with suitable diagram	ns.			
			(08 Marks)			
_		OR				
2	a.	Derive expression for drain current in linear and saturation region for nMOS trans	istor.			
	1.	With most and a state of the control	(08 Marks)			
	b.	With neat sketches explain the CMOs P-well process steps to fabricate a CMOS in				
		The state of the s	(08 Marks)			
		Module-2				
3	a.	Discuss the CMOS design style with a diagram.	(05 Mayles)			
	b.	Draw the stick diagram for the following using CMOS logic:	(05 Marks)			
	٠.	i) $Y = \overline{A + B + C}$ ii) 2 i/p NAND gate.	(0.7.7.7)			
	c.		(05 Marks)			
	C.	Discuss the different contact cuts with an example to each.	(06 Marks)			
		OP				
4	a.	With a diagram derive an expression for sheet resistance and mention the R <sub>s</sub> value	s of metal			
		p and n transistor channels for 5 $\mu$ m technology.	(05 Marks)			
	b.	Derive an equation for rise time and fall time with respect to CMOS inverter.	(08 Marks)			
	c.	Draw the circuit and stick diagram for 2 i/p NOR gate using CMOS logic.	(03 Marks)			
		and the second s	(05 1/1a1 K5)			
		Module-3				
5	a.	Design 4bit, 4 × 4 barrel shifter. Write the nMOS implementation and strategy fo	r the same.			
			(08 Marks)			
	b.	Explain Carry select adder with neat block diagram.	(08 Marks)			
		OR				
6	a.	Define Regularity.	(02 Marks)			
	b.	Derive the scaling factor for the device parameter:				
		i) Parasitic capacitance ii) Channel resistance iii) Gate delay.	(06 Marks)			
	C.	Implement the ALU functions like EX – OR, EX – NOR AND and OR operations				
		adder. Write the block diagram of 4 – bit ALU using adder element.	(08 Marks)			
Madel 4						
7	9	Module-4 Discuss the programmable logic array with its structure and floor plan.	(O# N# * * *			
1	a. b.	Discuss the programmable logic array with its structure and floor plan.  Discuss the architectural issues related to VLSI sub system design.	(05 Marks)			
	0.	Discuss the degion of Data coloctors	(06 Marks)			

c. Discuss the design of Data selectors.

1	-		0	13
1	5	H		03

n
⋖

8	a.	Explain the architecture of field programmable gate array.	(10 Marks)
	b.	Discuss the FPGA abstractions with a diagram.	(06 Marks)

## Module-5

		- 45	
	Explain 3 transistor dynamic RAM cell with schematic diagram.		(06 Marks)
b.	Explain any two fault models in combinational circuits.		(06 Marks)
C.	Write a note on automatic test pattern generation.	X. *	(04 Marks)

Write short notes on: 10

Observability and Controllability.

ii) Built In Self Test (BIST). (08 Marks) (08 Marks)

Explain nMOS pseudo static RAM cell with schematic diagram.