Memory Latency

Memory Access time

(08 Marks)

Third Semester B.E. Degree Examination, June/July 2023 **Computer Organization and Architecture**

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.				
		Module-1		
1	a.	Explain with a neat diagram, the basic Operational concept of a Computer.	(08 Marks)	
	b.	Explain how to measure the performance of a Computer.	(06 Marks)	
	C.	Write a note on Types of Computers.	(06 Marks)	
		OR		
2	a.	Explain IEEE standard for Floating point number.	(08 Marks)	
	b.	Explain the methods to improve the performance of Computer.	(08 Marks)	
	C.	Write a note on Processor clock.	(04 Marks)	
		Module-2		
3	a.	What is an Addressing Mode? Explain any four addressing mode with an example.		
	1		(10 Marks)	
	b.	With an example, explain the concept of BIG - ENDIAN and LITTLE -		
		Assignment of Memory Storage.	(10 Marks)	
		O.D.		
4		OR		
4	a. b.	Explain the concept of Stacks and Queues. What are Assembler directives? Explain the explains a second leading the explains the explain the explains the explains the explains the explains the explain the explains the explain the explains the explains the explains the explains the explain the explains the explains the explains the explains the explain the explains the explains the explains the explains the explain the explains the explains the explains the explains the explain the explains the explains the explains the explains the explain the explains the explain the explains the explains the explains the explains the explain the explains the explains the explains the explains the explain the explains the explains the explains the explains the expl	(08 Marks)	
	U.	What are Assembler directives? Explain the various assembler directives with exa		
	C.	With an example, explain Shift and Rotate Instructions.	(08 Marks) (04 Marks)	
	0.	With the example, explain office that totale histractions.	(04 Marks)	
Module-3				
5	a.	Define Interrupt. Explain Daisy chain and Priority Structure methods of handling interrupts		
	53.5	from multiple devices.	(10 Marks)	
	b.	With a neat diagram, explain DMA Controller Operation with its Interface Register		
		and the second of the second o	(10 Marks)	
	- Qua			
OŘ				
6	a.	Define Exceptions. Explain the different types of Exceptions.	(06 Marks)	
	b.	Explain the Tree structure of USB with Split bus operation.	(06 Marks)	
	C.	With a neat diagram, explain Centralized and distributed bus arbitration schemes.	(08 Marks)	
		Module-4		
7	a.	Define Cache Memory. Explain various types with neat diagram.	(08 Marks)	
	b.	Write a note on Classification of a Memory Structure.	(04 Marks)	
	C.	Define the following terms:		

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8=50, will be treated as malpractice.

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

ii)

iv)

Memory Bandwidth

Memory Cycle time.

8 a. Explain with block diagram, the Operation of SD RAM.

b. Define ROM Point out and explain various types of ROM's.

(10 Marks)

Module-5

9 a. Explain with neat diagram, Single Bus Organisation of data path inside a processor.

b. What are the actions required to execute a Complete Instruction Add(R3), R1? (10 Marks)

OR

a. Explain Hardwired Control Unit Organisation.
b. Explain Multiple bus / three bus Organization, with a neat diagram.
(10 Marks)
(10 Marks)