

17CS72

Seventh Semester B.E. Degree Examination, June/July 2023 **Advanced Computer Architecture**

Max. Marks: 100

	N	ote: Answer any FIVE full questions, choosing ONE full question from each m	odule.	
		Module-1		
1	a.	Explain with a neat diagram, the element of modern computer system.	(10 Marks)	
	b.	Briefly explain the architecture of vector super computer with a neat diagram.	(10 Marks)	
		OR		
2	a.	With a diagram, explain the tagged token data flow computer.	(10 Marks)	
_	b.	List out metrics affecting scalability of a computer system and briefly discuss the		
	0.		(10 Marks)	
		Module-2		
3	a.	Compare the CISC and RISC process architectures with neat diagram.	(10 Marks)	
J	b.	Explain the architecture of VLIW processor and its pipeline system.	(10 Marks)	
	0.	Explain the diefineetale of VEI W processor and its pipeline system.	(10 Marks)	
		OR		
4	a.	Explain Hierarchical memory technology with respect to inclusion, coherence ar	nd locality of	
		references.	(10 Marks)	
	b.	Explain the address translation mechanism using TLB and various forms of page	tables.	
		Y Y	(10 Marks)	
		Module-3		
5	a.	With diagrams, explain central bus arbitration and distributed bus arbitration.	(10 Marks)	
	b.	Explain Cache addressing models and direct mapping cache.	(10 Marks)	
		OR		
6	a.			
U	u.	Briefly diseass sequential and weak consistency models with necessary senema-	(10 Marks)	
	b.	Discuss static arithmetic pipelines and distinguish between an n-bit carry pro-		
	0.	(CPA) and an n-bit Carry – Save Adder (CSA).	(10 Marks)	
		Module-4		
7	a.	Explain with schematic diagrams inter-process cross bar network design and a	row of cross	
	и.	point switch design in a cross bar network.	(10 Marks)	
	b.	Explain Routing in Omega network.	(10 Marks)	
0	0	OR Evenlain Smaany bug protocol approach to appure acherones	(10 Maylya)	
8	a. b.	Explain Snoopy bus protocol approach to ensure coherence. Discuss the three generation of multi-computers.	(10 Marks)	
	υ.		(10 Marks)	
		Module-5		
9	a.	Explain Inter Process Communication (IPC) mechanisms using		
	1	i) Shared variable Model ii) Message passing Model.	(10 Marks)	
	b.	Explain different phases in optimizing compilers for parallelism.	(10 Marks)	

Explain different phases in optimizing compilers for parallelism.

(10 Marks)

a. Explain different language features for parallelism.

b. Discuss the following (any two only)

i) Tomasulo's Algorithm ii) Reorder Buffer iii) Register Renaming (10 Marks)