Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

18MT36

Third Semester B.E. Degree Examination, July/August 2021 Computer Organization and Architecture

Fin	ie: 3	hrs. Max. Mar	rks:100
	HL	Note: Answer any FIVE full questions.	
1	a. b.	Write the basic performance equation. Explain the role of each of the parameter	(06 Marks) ers in the (06 Marks)
	c.	What is byte addressability? Discuss Big-Endian and Little-Endian assignment	
2	a.	Explain the different functional units of a computer with a neat block diagram.	(08 Marks)
	b.	Describe basic instruction types with example.	(06 Marks)
	c.	What is straight line sequencing? Illustrate with an example.	(06 Marks)
3	a.	Define addressing mode. Explain the following addressing modes with example	e. Direct,
			(08 Marks)
	b.	What are assembler directives? Point out and explain the various directives with ex	
			(08 Marks)
	C.		(04 Marks)
4	a.	What is subroutine? How to pass parameters to subroutines? Illustrate with an exam	
	4		(08 Marks)
	b.		(08 Marks)
	C.		(04 Marks)
5	a.	What is an interrupt? Explain the implementation of interrupt request line will diagram.	ith a neat (<mark>06 Marks)</mark>
	b.	What is interrupt nesting? Demonstrate the implementation of interrupt prior	rity using
		individual interrupt request and acknowledge lines.	(08 Marks)
	c.	Summarize the operation of controlling device requests with an example.	(06 Marks)
6			(04 Marks)
	b.		(08 Marks)
	C.	With a neat diagram, discuss the working of daisy chain and arrangement of prior	
		in detail.	(08 Marks)
7	a.	With a neat diagram, illustrate the internal organization of 16 × 8 memory chip.	(08 Marks)
	b.	Give implementation of static RAM memory cell. Discuss its read and write operate	
			(06 Marks)
	0	Define POM Point out and describe various types of ROMs	(06 Marks)

Define ROM. Point out and describe various types of ROMs.

(06 Marks)

Draw the organization of $1K \times 1$ memory chip and explain its working.

(06 Marks)

- With a neat diagram, describe the organization of 2m × 8 dynamic memory chip. (08 Marks)
- What is virtual memory? How virtual memory address is translated to physical address?

(06 Marks)

- 9 a. Draw and explain single bus organization of a processor. Write the control sequence for the execution of an instruction add (R₃), R₁, (10 Marks)
 - b. Explain with block diagrams the organization of micro programmed control unit. (10 Marks)
- 10 a. With a neat diagram, discuss 3 bus organization and write control sequence for the instruction Add R₄, R₅, R₆. (10 Marks)
 - b. Demonstrate the organization of hard wired control unit with neat block diagrams. (10 Marks)

* * * * *