USN

1

2

3

5

earning Resource Centre Acharya Institutes

Librarian

17EC53

Fifth Semester B.E. Degree Examination, July/August 2022 **Verilog HDL**

Time: 3 hrs. Max. Marks: 100 Note: Answer any FIVE full questions choosing ONE full question from

Note: Answer any FIVE full questions, choosing ONE full question from each module.		
Module-1		
a.	With a neat flow diagram, explain a typical design flow for designing VLSI IC cir	cuits.
		(08 Marks)
b.	Describe the digital system design using design hierarchy for 4-bit ripple car	ry counter.
	Write verilog code for the same.	(12 Marks)
OR		
a.	With necessary blocks, explain the components of a simulation.	(06 Marks)
b.	Discuss the importance of HDL's.	(06 Marks)
c.	Define modules and instances. Describe four different description styles of verilog	
		(08 Marks)
	Module-2	
a.	Explain different data types of verilog HDL with examples.	(10 Marks)
b.	With an example of SR-latch, explain components of a verilog module.	(10 Marks)
	OR	
a.	What are system task and compiler directive? Explain in brief.	(10 Marks)
b.	Explain design hierarchical names for SR-latch simulation.	(10 Marks)
	Module-3	
a.	Write a verilog gate-level description for 4 to 1 multiplexer with logic diagram.	(10 Marks)
b.	With an example, explain the following operators:	
	(i) Reduction operators	
	(ii) Concatenation operator	
	(iii) Shift operators	
	(iv) Replication operator	
	(v) Conditional operator.	(10 Marks)
OR		
a. Write a verilog code for 4-bit full adder using dataflow operators. Also write stimulus for the		
	same.	(10 Marks)
b.	Explain different types of gate delays with delay specification.	(10 Marks)

- Explain Blocking assignments and Non-blocking assignments in verilog HDL. (10 Marks) Explain the types of event-based timing control in verilog HDL. (10 Marks)

- Discuss the sequential and parallel blocks of verilog HDL. (08 Marks)
 - Write a verilog code for 4-to-1 multiplexer with case statement. (06 Marks)

With an example explain the following: (i) Regular Delay control (ii) Intra-assignment delay control (06 Marks) (iii) Level-Sensitive timing control Module-5 (12 Marks) Describe a VHDL for design synthesis. 9 (08 Marks) Explain the data objects in VHDL. OR Explain the different types of data types in VHDL. (10 Marks) 10 Write a VHDL code for 2-bit comparator using behavioral description. (10 Marks)

17EC53