	ed as malpract
SS.	treat
k pag	will bo
blan	50,
s lines on the remaining	tions written eg. $42+8=5$
onal cros	l /or equa
draw diag	luator and
compulsorily	anneal to eva
your answers, c	Fidentification
On completing	to prileging of
1.	A C
fimportant Note:	•

ce.

Librarian
Learning Resource Centro
Acharya Institutes



1 100	 -				
TICN					
USIN					

17MT36

Third Semester B.E. Degree Examination, Feb./Mar. 2022 **Computer Organization** Time: 3 hrs. Max. Marks: 100 Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Explain with a neat timeline diagram how the user program and as routine share the 1 processor for reading a machine level data and print the results. (10 Marks) Explain the basic operational concept between processor and memory. (10 Marks) Explain branching concept by considering example of adding "N" numbers using straight 2 line program and using loop. (10 Marks) b. Explain the 2 ways that byte address can be assigned across word CBIG ENDIAN and LITTLE ENDIAN methods. (10 Marks) Module-2 What are assembler directives? Explain assembler directives with example program. 3 (10 Marks) What are addressing modes? Explain any 4 addressing modes. (10 Marks) What is stack and explain the operations of push and pop using instructions. 4 (10 Marks) a. Explain subroutine with example. (10 Marks) What is direct memory access? Explain in detail. (10 Marks) 5 a. Explain the steps used in enabling and disabling of interrupts. (10 Marks) OR What are interrupts? Explain the transfer of control through the use of interrupts. 6 (10 Marks) Explain the steps involved in handling the interrupt from multiple devices. (10 Marks) Module-4 a. Explain the operation of a synchronous DRAM using a neat diagram along with a burst read of length 4 in a SDRAM. (10 Marks) b. Draw the organization of 16×8 memory chip and explain its working. (10 Marks) Draw and explain the internal organization of the 2m × 8 dynamic memory chip. (10 Marks) What is virtual memory? Explain the virtual memory organization. (10 Marks) Module-5 Explain the single bus organization of the data path inside a processor with a neat diagram. (10 Marks) Write the control sequence for conditional and unconditional branch instruction. (10 Marks)

UK

a. Write the control sequence for execution of the instruction add (R₃), R₁. (10 Marks)
b. Explain the multiple bus organization of the data path with a neat diagram. (10 Marks)

* * * * *