	ibr	arian	
Learning	Re	source	Centr:
Achai	ya	institu	tes



USN	
-----	--

15MT36

Third Semester B.E. Degree Examination, Feb./Mar. 2022 **Computer Organization**

Max. Marks: 80 Time: 3 hrs. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice. Note: Answer any FIVE full questions, choosing ONE full question from each module. Module-1 Explain the basic operational concepts between the processor and memory. (08 Marks) 1 How to measure the performance of the computer using performance equation? (08 Marks) Explain the following instruction with example: i) MOVE LOC, R1 ii) ADD A, B, C iii) STORE Ri, A v) SUBTRACT(R1) $_1$ + R5 (10 Marks) iv) LOAD A, R₆ (06 Marks) Explain BIG-ENDIAN and LITTLE – ENDIAN methods with example. Module-2 Define addressing mode and explain any 4 addressing modes with example. (10 Marks) 3 a. What is subroutine linkage? With example explain passing parameters to subroutine. b. (06 Marks) OR What is stack frame? Explain commonly used layout for information in a subroutine stack (10 Marks) frame. Explain different logical and arithmetic shaft operations. (06 Marks) b. Module-3 Define memory mapped I/O and I/O mapped I/O with example. (04 Marks) 5 Explain how interrupt request from several I/O devices can be communicated to a processor through a single INTR line. (04 Marks) Describe DMA concept in brief. (08 Marks) OR Define bus arbitration. Explain in detail any one approach of bus arbitration. (08 Marks) (08 Marks) Discuss briefly the protocols of USB. b. Module-4 Draw the circuit diagram of SRAM cell and DRAM and explain the read/write operation. 7 a.

(05 Marks)

(03 Marks)

Give the list of all possible non-volatile memory.

c. Draw the block diagram of synchronous DRAMs and explain the operation with timing (08 Marks) diagram.

OR

8 a. The main memory size is 64 KB and cache memory size is 8 KB. Each memory is divided into the size of 1 KB module. Give the address mapping scheme using (i) direct mapping (ii) associative mapping.

b. Draw the block diagram of virtual memory address translation method and explain how virtual address is converted into the physical address. (08 Marks)

Module-5

9 a. Draw the diagram of single-bus organization of the datapath inside a processor and explain the steps to execute an instruction. (08 Marks)

b. List the control sequences needed for the execution of an instruction add (R₂), R₁. (08 Marks)

OR

10 a. Draw the diagram of three bus organization of the datapath and write the control sequences needed to execute an instruction add $R_1,\,R_2,\,R_3$. (08 Marks)

b. Explain with diagram the operation of the microproframmed control unit. (08 Marks)

* * * * *