USN										
-----	--	--	--	--	--	--	--	--	--	--

17EC33

Third Semester B.E. Degree Examination, Feb./Mar. 2022 Analog Electronics

Time: 3 hrs.

Max. Marks: 100

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

- 1 a. Obtain the expressions for Z_i , Z_0 and A_v for fixed bias transistor circuit using r_e model.
 - b. What is Darlington Connection? Calculate the DC bias voltage and currents in the Darlington emitter follower circuit given.




Fig.Q1(b)

(05 Marks

For a fixed bias circuit with $R_B = 330 K \Omega$, $R_C = 2.7 K \Omega$ and $V_{CC} = 8 V$. Find Z_i , Z_o and A_V if transistor used has $h_{fe} = 120$, $h_{ie} = 1.175 K \Omega$ and $h_{oe} = 20 \mu A/v$. (05 Marks)

OR

- 2 a. Obtain expression for Z_i , Z_0 and A_V for Emitter follower circuit (CC configuration of transistor) with $r_0 = \infty$.
 - b. For the voltage divider bias circuit with $R_1 = 56 K\Omega$, $R_2 = 8.2 K\Omega$, $R_C = 6.8 K\Omega$, $R_E = 1.5 K\Omega$. Find: Z_i , Z_0 and A_V if transistor used has $h_{fe} = 120$, $h_{ie} = 1.175 K\Omega$ and $h_{oe} = 20 \mu A/v$.
 - c. Draw and explain Hybrid II model of transistor in CE configuration.

(06 Marks) (04 Marks)

Module-2

- a. Explain the construction and working of N-channel JFET. Also explain the drain the transfer characteristics of JFET with neat diagrams. (10 Marks)
 - b. The fixed bias configuration shown in Fig.Q3(b), has $V_{GSQ} = -2V$, $I_{DSS} = 10 \text{mA}$, $I_{DQ} = 5.6 \text{mA}$, $V_P = -8V$, $Y_{os} = 40 \mu \text{s}$. Find Q_m , r_d , Z_i , Z_0 and A_V .




Fig.Q3(b)

(05 Marks)

c. With necessary equivalent circuit obtain the expression for Z_i, Z₀ and A_V for self Bias configuration with Bypass capacitor of JFET. (05 Marks)

2. Any revealing of identification, appeal to evaluator and /or equations written eg. 42+8=50, will be treated as malpractice. ffmportant Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

OR

- 4 a. With necessary equivalent circuit obtain the expression for Z_i, Z₀ and A_V for a JFET common gate configuration. (10 Marks)
 - b. Find Z_i , Z_0 and output voltage if $g_m = 2.6 \text{mS}$ of both stages.




Fig.Q4(b)


(06 Marks)

c. Identify the differences between enhancement and repletion MOSFET (any two). (04 Marks)

Module-3

- 5 a. What is Miller effect? Derive expression for Miller capacitance for an amplifier. (08 Marks)
 - b. Determine f_{L_G} , f_{L_C} , f_{L_S} , f_{H_i} and f_{H_o} for the given FET amplifier circuit with

$$\begin{split} &C_{W_i} = 5 pf \;, \quad C_{W_0} = 6 pf \;, \quad C_G = 0.0 \, l \mu f \;, \quad C_C = 0.5 \mu f \;, \quad C_S = 2 \mu f \;, \\ &I_{DSS} = 8 mA \;, \quad V_P = -4 V \;, \quad r_d = \infty \;, \qquad V_{DD} = 20 \, V \;, \quad V_{GS} = -2 V \\ &C_{gd} = 2 pf \;, \quad C_{gs} = 4 pf \;, \quad C_{ds} = 0.5 pf \;. \end{split}$$




(12 Marks)

OR

- 6 a. Derive the expressions for low frequency cut-offs for a voltage divider transistor with (08 Marks)

 R_S and R_L.
 - b. The input power to a device is 10000W at a voltage of 1000V. The output power is 500W and the output impedance is 20Ω. Find: i) power gain in dB ii) voltage gain in dB.

 (04 Marks)
 - c. For the given circuit of transistor amplifier find f_{β_1} , f_{H_i} and f_{H_0} . Given $r_0 = \infty$, $C_{be} = 36 pf$, $C_{bc} = 4 pf$, $C_{ce} = 1 pf$, $C_{Wi} = 6 p$, $C_{wo} = 8 pf$, and $r_e = 15.76 \Omega$.



(08 Marks)

Module-4

- Derive expressions for voltage gain, Zif and Zof of voltage series feedback amplifier with (08 Marks) necessary feedback connections.
 - b. With neat diagram and necessary expressions explain tuned Hartely Oscillators. Using (06 Marks)
 - c. Describe the working of series crystal oscillator.

(06 Marks)

OR

For a practical current series feedback circuit drive expression for A_{Vf}, Z_{If} and Z_{Of}. (08 Marks)

With neat diagram and necessary expressions explain:

- i) Wien bridge Oscillator
- ii) UJT Oscillator.

(12 Marks)

Module-5

- Calculate the efficiency of a transformer coupled class A amplifier for supply of 12V and output of $V_p = 6V$.
 - With neat diagram explain the working of transformer coupled push pull amplifier.

(08 Marks)

Describe with block diagram the series type of voltage regulator.

(07 Marks)

OR

Calculate the output voltage and the Zener current in the regulator circuit given for 10 a. $R_L = 1k\Omega$.

 $R = 220\Omega$, $V_z = 12V$, $\beta = 50$.




Fig.Q10(a)

(05 Marks)

Explain the working of class D amplifier with block diagram and necessary waveforms.

(07 Marks)

With necessary circuit diagram and characteristics curve, show that the maximum efficiency (08 Marks) of a series fed class A amplifier is 25%.