peal to evaluator and /or equations written eg, $42+8=50$ , will be treated as malpractice.
ı, app
2. Any revealing of identification,

Librarian Learning Resource Cent	re .	GBGS S	SCHEME	
Acharya Institutes USN				18CS33

## Third Semester B.E. Degree Examination, Feb./Mar. 2022 Analog and Digital Electronics

Time: 3 hrs.

Max. Marks: 100

	N	ote: Answer any FIVE full questions, choosing ONE full question from each mo	odule.
		Module-1	
1	a.	What is biasing? Mention different BJT biasing techniques. Explain voltage divide	der bias.
-			(08 Marks)
	b.	Explain relaxation oscillator.	(06 Marks)
	C.	Write a note on opto coupler.	(06 Marks)
		OR	
2	a.	Explain active filters. List advantages of active filters over passive filters.	(06 Marks)
_	b.	Explain with diagram, R-2R ladder type D to A converter.	(08 Marks)
	c.	Define op-amp. Explain the performance parameters of op-amp.	(06 Marks)
	٠.	Some operation are processing and a second s	,
		Module-2	
3	a.	Explain Don't Care condition with an example.	(04 Marks)
	b.	Reduce the following functions using K-map technique:	,
	0.	$F(P, Q, R, S) = \Sigma m(0, 1, 4, 8, 9, 10) + d(2, 11)$	(08 Marks)
	c.	Using Quine McClusky method, simplify the expression:	(001,141,110)
	٥.	$F(P, Q, R, S) = \Sigma m(0, 3, 5, 6, 7, 11, 14)$	
		Write the gate diagram for the same.  Write the gate diagram for the same.	(08 Marks)
		while the gate diagram for the same.	(00 Marks)
		OR	
4			(05 Marks)
4	a.	Explain entered variable map method.  Apply Quine McClusky method to find the essential prime implicants for	
	b.		(07 Marks)
	0	expression $f(a, b, c, d) = \sum m(1, 3, 6, 7, 9, 10, 12, 13, 14, 15)$ For the below expression, draw the logic diagram using AOI logic for minimal	•
	C.		sum. Obtain
		minimal sum using K-map.	(00 Mayles)
		$F(a, b, c, d) = \Sigma m(1, 2, 3, 5, 6, 7, 11, 12, 13, 14, 15)$	(08 Marks)
		Malala 2	
_		Module-3	(0 ( M l - s)
5	a.	What is hazard? List the types of hazards. Explain static 0 and static 1 hazard.	(06 Marks)
	b.	Differentiate between combinational and sequential circuit.	(06 Marks)
	C.	Implement the following using PLA:	
		$A(x, y, z) = \overline{\Sigma} m (1, 2, 4, 6)$	
		$B(x, y, z) = \sum m(0, 1, 6, 7)$	
		$C(x, y, z) = \sum m(2, 6)$	(08 Marks)
		OR	

6	a.	Implement the following function	on using 8:1 multiplexer:	
		$f(a, b, c, d) = \sum m(0, 1, 5, 6,$	8, 10, 12, 15)	(07 Marks)
	b.	What is programmable logic arra	(06 Marks)	
	C.	Realize the following using 3:8		
		(i) $f(a, b, c) = \sum m(1, 2, 3, 4)$	(ii) $f(a, b, c) = \sum m(3, 5, 7)$	(07 Marks)
			1 of 2	

		Madula 4	
		Module-4 What are the three different models for writing a module body in VHDL? Give example fo (06 Marks)	r
7	a.	What are the three different models for writing a model (06 Marks	)
		any one model.  Derive characteristic equation for JK, T, D and SR flip flop.  (08 Marks)  (06 Marks)	
	b.	Give VHDL code for 4:1 multiplexer using conditional assign statement. (06 Marks	)
	c.	Give VHDL code for 4.1 multiplexer using	
		OR	
		(06 Marks	()
8	a.	- the table for IK and NK IIII IIII. How on the hop is	p
	b.		
	0	flop? With logic diagram, explain JK flip flop.	<b>s</b> )
	C.	With logic diagram, exp.	
		Module-5	V
9	a.	Define counter. Design synchronous counter for the sequence 0, 4, 1, 2, 6, 0, 4 using J  (08 Mark	17
,	и.		
	b.	flip-flop. What is shift register? With a neat diagram, explain 4 bit parallel in serial out shift register.  (08 Mark	(s)
		(OANG)	
	C.	Write a note on sequential parity checker. (04 Mark	
		OR	
		(06 Mar)	(s)
10		With a neat diagram, explain ring counter.  Design and implement MOD 5 synchronous counter using JK flip-flop. Explain with timi  (08 Mar)	ng
	b.		
	_	diagram.  Write a note on parallel adder with accumulator. (06 Mar	KS)
	C.	Write a note on parameters	
		****	
		2 of 2	
		2012	
		A.	