Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

Seventh Semester B.E. Degree Examination, July/August 2021 Advanced Computer Architecture

Time: 3 hrs.

TECHA

BAN

Max. Marks:100

Note: Answer any FIVE full questions.

1	a.	Define Computer Architecture. Explain seven ISA's of computer.	(08 Marks)
	b.	Give a brief explanation about trends in power in integrated circuits and cost.	(08 Marks)
	C.	Define the following terms: MTTR, MTTF, availability and FIT.	(04 Marks)
	٠.	Domino the folio wing commercial, when you	
2		Discuss five basic stages of RISC instruction execution with neat block diagram.	(08 Marks)
2	a.	Define and list major burdles of singline and illustrate data hazard with stall at	
	b.	Define and list major hurdles of pipeline and illustrate data hazard with stall an	(12 Martia)
		stall with example.	(12 Marks)
			Control to By St.
3	a.	Explain in detail 3 different types of dependency.	(10 Marks)
	b.	Discuss the methods used to reduce branch costs with prediction.	(10 Marks)
4	a.	Explain the basic VLIW approach for exploiting instruction level parallelism using	ig multiple
•		issues.	(08 Marks)
	b.	What are the key issues in implementing advanced speculation techniques? Explai	n in detail.
	υ.	what are the key issues in implementing advanced spectrum and in the property of the property	(08 Marks)
	C.	Write a note on value predictors.	(04 Marks)
	٥.	Write a note on value predictors.	
_		Explain the taxonomy of parallel architectures.	(04 Marks)
5	a.	Explain the taxonomy of parametratized shared memory architecture and	distributed
	b.	Explain the basic structure of contrained shared memory	(10 Marks)
		memory multiprocessor system.	
	C.	Define cache coherence and explain different possibilities when the memory	System is
		coherend.	(06 Marks)
6	a.	Explain the four memory hierarchy questions in detail.	(08 Marks)
	b.	Discuss 3C's of cache miss.	(04 Marks)
	C.	Discuss about the methods used to reduce miss penalty.	(08 Marks)
7	а	Explain the different methods used to increase the cache bandwidth.	(10 Marks)
,	h.	Discuss in detail compiler optimization to reduce miss rate.	(10 Marks)
	U.	Discuss in detail compiler optimization to reduce miss rate.	
0		E. I. i. detecting and anhancing loop level parallelism for VI IW	(06 Marks)
8	a.	Explain detecting and enhancing loop level parallelism for VLIW.	(06 Marks)
	b.	Explain Intel-IA 64 architecture with neat diagram.	
	C.	Explain hardware support for exposing parallelism for VLIW and EPIC.	(08 Marks)

* * * * *