15EC53

Fifth Semester B.E. Degree Examination, Aug./Sept. 2020 **Verilog HDL**

Time: 3 hrs.

Max. Marks: 80

-HOMELED -	N	ote: Answer any FIVE full questions, choosing ONE full question from each m	odule.
		Module-1	
1	a.	What is HDL? Explain typical design flow for designing of VLSI IC circuits and	l importance
•	и.	of it.	(10 Marks)
	b.	Define the following terms with examples:	
	,	i) Module ii) Instances iii) Instance name.	(06 Marks)
			,
		OR	1 C: 1
2 a. What is stimulus in verilog? Explain components of a simulation with an exar			
		carry counter.	(12 Marks)
	b.	Explain trends in HDL's.	(04 Marks)
		Module-2	
3	a.	Explain the following lexical conventions	
	.5	i) Whitespace ii) Operators iii) Strings iv) Keywords.	(08 Marks)
	b.	Explain the system tasks in verilog with examples.	(08 Marks)
		OR	
4	0	What is the module definition in verilog? And explain the components of a ver	ilog module.
4	a.	What is the module definition in vernog: This explain the components of a ver	(10 Marks)
	b.	What are the different ports is verilog? Explain internal and external port com	nection rules.
	0.	What are the american persons are	(06 Marks)
		Module-3	
5 a. Design a 4-to-1 multiplexer using primitives in verilog and draw a lo			n for it.
			(10 Marks)
	b.	What are rise, fall and turn-off delays? How they are specified in verilog?	(06 Marks)
		OR	
6	a.	Discuss the different assignment statements with example in verilog HDL.	(08 Marks)
U	b.	Explain the following: i) Bitwise operators ii) Concatenation	
	0.	iii) Conditional operators iv) Replication operators.	(08 Marks)
		Module-4	
_	€	Write the difference between blocking and non-blocking statement.	(06 Marks)
7	a.		(00 1/141/145)
	b.	i) For loop statement ii) Repeat iii) Forever loop	(06 Marks)
		What is inferring latch? Explain casex and casez with examples.	(04 Marks)
	C.		(0.1120)
		OR	
0		Explain acquantial and parallel blocks with examples	(08 Marks)

		OK .	
8	a.	Explain sequential and parallel blocks with examples. (08 M	larks)
	b.	Write a verilog program for 4 to 1 mulitplexer using if-else-if conditional statement.	
	200	(08 M	(arks)

Module-5

9	a	Explain the declaration of constant, veriable and signal in	VHDL with example.	(08 Marks)
				(00 N/L
	h	Explain font convention in VHDL.		(08 Marks)
	17	L'ADIGIII IOIIL COILVOILIOII III VIIDE.		

OR

10	a.	What are the different data types and attributes in VHDL and explain each.	(08 Marks)
10	b.	Write a VHDL program for 4-bit magnitude comparator.	(08 Marks)

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.