
(vi) a | b



17EC53

(06 Marks)

Fifth Semester B.E. Degree Examination, Dec.2019/Jan.2020 Verilog HDL

Time: 3 hrs. Max. Marks: 100 Note: Answer FIVE full questions, choosing ONE full question from each module. Module-1 Explain typical design flow for designing VLSI IC circuit using the flow chart. (08 Marks) Write the verilog code for 4-bit ripple carry counter. b. (07 Marks) What are the advantages of HDLs compared to traditional schematic based design?(05 Marks) OR Explain top-down design methodology with example. 2 a. (08 Marks) What are the two styles of stimulus application? Explain each method in brief. b. (07 Marks) Mention the features of verilog HDL. (05 Marks) Module-2 Explain the following verilog data types with an examples, 3 (i) Nets (ii) Registers (iii) Integers **Parameters** (iv) (v) Arrays (10 Marks) Write the verilog description of SR-latch. Also write stimulus code. (06 Marks) How to write comments in verilog HDL, explain with examples. (04 Marks) With neat block diagram, explain the components of verilog module. 4 a. (08 Marks) Explain \$display, \$monitor, \$finish and \$stop system tasks with examples. (08 Marks) Declare the following variables in verilog: An 8-bit vector net called a_in. (i) (ii) An integer called count. A memory MEM containing 256 words of 64 bits each. (iii) (iv) A parameter cache size equal to 512. (04 Marks) Module-3 5 Write a verilog data flow description for 4-bit full adder with carry lookahead logic. (08 Marks) What are rise, fall and turn-off delays? How they are specified in verilog? (06 Marks) What would be the output of the following a = 4'b0111, b = 4'b1001(i) &b (ii) a << < 2 (iii) $\{a, b\}$ (iv) $\{2\{b\}\}$ (v) a b

OR

a. Write the verilog code for 4-to-1 multiplexer using,

(i) Conditional operator (ii) Logic equation.
(06 Marks)

b. Discuss And, Or and Not gates with respect to logic symbols, gate instantiation and truth tables.
c. Explain assignment delay, implicit assignment delay and net declaration delay for continuous assignment statements.
(06 Marks)

Module-4

- 7 a. Explain the blocking assignment statements and non blocking assignment statements with relevant examples. (08 Marks)
 - b. Write a verilog behavioural description of 8: 1 multiplexer using case statement. (06 Marks)
 c. Explain Event based timing control with example. (06 Marks)

OR

8 a. Discuss sequential and parallel blocks with examples. (08 Marks)
b. Write the verilog behavioural description of 4-bit binary counter. (06 Marks)
c. Illustrate the use of while loop and repeat loop with suitable examples. (06 Marks)

Module-5

- 9 a. Explain synthesis process with neat block diagram. (08 Marks)
 b. Write the structural description of 4-bit equality comparator. (06 Marks)
 - c. Explain the following with general syntax and examples (i) Entity (ii) Architecture.

 (06 Marks)

OR

- 10 a. Discuss the capabilities of VHDL. (06 Marks)
 b. Write the VHDL code for two 4-bit comparator using data flow description and when-else statement. (08 Marks)
 - c. Explain the declaration of constants, variables and signals in VHDL with examples.

(06 Marks)