

CBCS SCHEME

15EC53

Fifth Semester B.E. Degree Examination, Dec.2019/Jan.2020 Verilog HDL

Max. Marks: 80 Time: 3 hrs.

Note: Answer any FIVE full questions, choosing ONE full question from each module.				
1	a.	Module-1 Explain the advantages of HDL's over schematic-based design.	(06 Marks)	
1	b.	Explain top-down design methodology and bottom-up design methodology.	(10 Marks)	
			() () () () () () ()	
		OR		
2	a.	Discuss the trends in HDLs.	(06 Marks)	
	b.	Explain the design hierarchy using 4-bit ripple carry counter.	(10 Marks)	
	Module-2			
3	a.	Explain the following data types with an example in verilog:		
	•	i) Vectors ii) Registers iii) Time iv) Real.	(08 Marks)	
	b.	What are system tasks and compiler directives? Explain.	(08 Marks)	
		OR	(00 Mayles)	
4		What are the components of SR-latch? Write verilog HDL module of SR-latch. With an example, explain Hierarchical names.	(08 Marks) (08 Marks)	
	b.	with all example, explain incraremeal names.	(00 Marks)	
Module-3				
5	a.	With the help of logic diagram, write a verilog code for 4 to 1 multiplexer using g	gate – level	
		modeling.	(08 Marks)	
	b.	What are rise, fall and turn-off delays? Explain, how they are specified in verilog.	(08 Marks)	
OR				
6	a.	Explain conditional and concatenation operator with an example.	(06 Marks)	
o .	b.	Write a verilog dataflow description for 4-bit full adder with carry lookahead.	(10 Marks)	
		No. of the second secon		
		Module-4	(00 3 5 1)	
7		Explain briefly event based timing control in verilog.	(08 Marks)	
	b.	Explain sequential and parallel blocks of verilog HDL.	(08 Marks)	
		OR		
8	a.	Write a verilog HDL code for JK flip-flop using case statement.	(08 Marks)	
	b.	With syntax, explain conditional and branching loop statements in verilog HDL.	(08 Marks)	
0		Module-5 Explain the advantages and benefits of VHDL.	(06 Marks)	
9	a. b.	Write a VHDL code for full-adder using two half adder in mixed style description		
	0.	Willow Willow and the added and and and and and and and and and an	(10 Marks)	
OR				
10	a.	Explain the synthesis process with a block diagram.	(10 Marks)	
_ ~	b.	Differentiate between signal assignment and variable assignment.	(06 Marks)	

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.