

CBCS SCHEME

USN

--	--	--	--	--	--	--	--	--	--

15MT62

Sixth Semester B.E. Degree Examination, Dec.2018/Jan.2019 Embedded System (ARM)

Time: 3 hrs.

Max. Marks: 80

Note: Answer any FIVE full questions, choosing ONE full question from each module.

Module-1

1 Explain the following embedded system hardware components:

- ARM Bus Technology
- ARM Bus protocol
- Memory.

(16 Marks)

OR

2 Describe the following concept:

- Banked registers
- Pipeline instruction sequence
- Pipeline executing characteristics.

(16 Marks)

Module-2

3 a. Explain the following ARM data processing instruction:

- MOVE instruction
- Arithmetic instruction
- Comparison instruction.

(08 Marks)

b. Explain with example for the following instruction:

- Coprocessor instruction
- Coprocessor 15 instruction.

(08 Marks)

OR

4 Explain the following thumb instruction:

- ARM-thumb interworking
- Branch instruction
- Multiple register load store instruction.

(16 Marks)

Module-3

5 a. What is meant by instruction scheduling and parallel operation performed in ARM processor. (08 Marks)

b. Describe the interlock concept in one cycle interlock caused by load use and delayed load use. (08 Marks)

OR

6 Explain the following with example:

- Allocating variables to register numbers.
- Making the most of available registers.

(16 Marks)

Module-4

- 7 a. Explain the relationship between the processor core and main memory. (08 Marks)
b. With neat diagram describe increasing set associativity. (08 Marks)

OR

- 8 Describe cache policy concept in detail. (16 Marks)

Module-5

- 9 Explain the following exception handling concepts:
i) Vector table (04 Marks)
ii) Exception priorities (06 Marks)
iii) Link register offsets. (06 Marks)

OR

- 10 a. Explain prioritized simple interrupt handler. (08 Marks)
b. Explain nested interrupt handler. (08 Marks)

* * * * *