Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages. 2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

CRCS SCHEME

USN		15MT62
	Sixth Semester B.E. Degree Examination, Dec.2018/Ja	n 2019
	Embedded System (ARM)	11.2019
	Embedded System (AKM)	>
Tin	ne: 3 hrs.	Max. Marks: 80
	Note: Answer any FIVE full questions, choosing ONE full question from e	ach module.
1	Explain the following embedded system hardware components:	
*	i) ARM Bus Technology	
	ii) ARM Bus protocol	
	iii) Memory.	(16 Marks)
		,
2	OR OR	
2	Describe the following concept: i) Banked registers	
	ii) Pipeline instruction sequence	
	iii) Pipeline executing characteristics.	(16 Marks)
		(10 Marks)
	Module-2	
3	a. Explain the following ARM data processing instruction:	
	i) MOVE instructionii) Arithmetic instruction	
	iii) Comparison instruction.	(00 Mayles)
	b. Explain with example for the following instruction:	(08 Marks)
	i) Coprocessor instruction	
	ii) Coprocessor 15 instruction.	(08 Marks)
4	Explain the following thumb instruction:	
•	i) ARM-thumb interworking	
	ii) Branch instruction	
	iii) Multiple register load store instruction.	(16 Marks)
5	Module-3	C 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1
3	a. What is meant by instruction scheduling and parallel operation proprocessor.	
	b. Describe the interlock concept in one cycle interlock caused by load use	(08 Marks)
	use.	(08 Marks)
	Y.	
6	OR Evaloin the following with assemble:	
6	Explain the following with example: i) Allocating variables to register numbers.	
	ii) Making the most of available registers.	(16 Marks)
	,	(10 Mains)

			15MT62
		Module-4	
7	a.	Explain the relationship between the processor core and main memory.	(08 Marks)
	b.	With neat diagram describe increasing set associatively.	(08 Marks)
		OR	
8		Describe cache policy concept in detail.	(16 Marks)
0		Module-5	
9		Explain the following exception handling concepts: i) Vector table	(04 Marks)
		ii) Exception priorities	(06 Marks)
		iii) Link register offsets.	(06 Marks)
		O.D.	
10	a.	Explain prioritized simple interrupt handler.	(08 Marks)
	b.	Explain nested interrupt handler.	(08 Marks)

	-		
		₩	