## GBGS SCHEME

|     | <br>Т | т | Т |  |  |  |        |
|-----|-------|---|---|--|--|--|--------|
| USN |       |   |   |  |  |  | 15MT36 |
|     |       |   |   |  |  |  |        |

| USN |       |  | 151/1130                                |
|-----|-------|--|---|
|     |       |  |   |
|     |       | Third Semester B.E. Degree Examination, Dec.2018/Jan.20  | 19                                      |
|     |       | Computer Organization  |   |
| Tin | ne: í | And the second s | farks: 80                               |
|     |       | Note: Answer any FIVE full questions, choosing one full question from each mo  |   |
|     | 1     | Module-1   | aute.                                   |
| 1   | a.    | Discuss with block diagram basic functional units of a computer.   | (08 Marks)                              |
|     | b.    | Explain two ways that byte address can be assigned across word.  | (08 Marks)                              |
|     |       | OR   | (00 Marks)                              |
| 2   | a.    | Describe the processor clock and performance equation with respect to performance  | mance of a                              |
| _   | ٠     | computer.  | (08 Marks)                              |
|     | b.    | Explain branching concept by considering example of adding 'n' numbers using   |   |
|     |       | program and using loop.  | (08 Marks)                              |
|     |       | Module-2   | (00111111111111111111111111111111111111 |
| 3   | a.    | Explain with example the following addressing modes:   |   |
|     |       | i) Indirect mode ii) Indexing mode iii) Absolute mode.   | (08 Marks)                              |
|     | b.    | Explain shift and rotate instruction with example.   | (08 Marks)                              |
|     |       | OR   | ()                                      |
| 4   | a.    | Explain the format of IEEE standard for floating point number. Also e  | xplain how                              |
|     |       | normalization in IEEE is carried out.  | (08 Marks)                              |
|     | b.    | Discuss the following in case of subroutine:   | ,                                       |
|     |       | i) Subroutine nesting ii) Parameter passing.   | (08 Marks)                              |
|     |       | Module-3   |   |
| 5   | a.    | Discuss bus arbitration in case of DMA with schematic.   | (08 Marks)                              |
|     | b.    | Make use of timing diagram explain input data transfer using handshake scheme.   |   |
|     |       |  | (001,141,143)                           |
| _   |       | OR OR  |   |
| 6   | a.    | Summarize the function of I/O interface.   | (05 Marks)                              |
|     | b.    | Explain PCI bus with neat block diagram.   | (05 Marks)                              |
|     | C.    | List the sequence of events when the processor sends a command to the SCSI con   | (06 Marks)                              |
|     |       | Module-4   | (00 Marks)                              |
| 7   | 2     | Discuss different mapping functions in case of cache.  | (09 Mayles)                             |
|     | b.    | Explain SDRAM with the help of neat block diagram.   | (08 Marks)<br>(08 Marks)                |
|     | ٠.    | OR   | (00 Marks)                              |
| 8   | a.    | Discuss internal organization of 2M × 8 dynamic memory chips.  | (05 Manda)                              |
| O   | b.    | Explain the memory hierarchy with neat diagram.  | (05 Marks)<br>(05 Marks)                |
|     | c.    | Briefly discuss virtual memory organization.   | (06 Marks)                              |
|     |       | And the second s | (oo warks)                              |
| 9   | a.    | Module-5 List the control sequence for execution of Add (R3), R1 instruction.  | (07 MI)                                 |
| ,   | b.    | Explain with neat block diagram single-bus organization of the data path inside a  | (07 Marks)                              |
|     | 0.    | Explain with heat block diagram single-bus organization of the data path historia  | (09 Marks)                              |
|     |       | OR   | ( Translator                            |
| 10  | a.    | Discuss microinstruction sequencing organization in micro programmed control   | unit.                                   |
|     |       | A P  | (06 Marks)                              |
|     | b.    | Explain with neat sketch Hardwired control unit organization.  | (06 Marks)                              |
|     | -     | Last the parties made day average the small makes MOV/D1\D2  | (O 1 N # N )                            |

Important Note: 1. On completing your answers, compulsorily draw diagonal cross lines on the remaining blank pages.

2. Any revealing of identification, appeal to evaluator and /or equations written eg, 42+8 = 50, will be treated as malpractice.

\* \* \* \* \*

(04 Marks)

c. List the action needed to execute the instruction MOV (R1), R2.