GBGS SCHEME

USI	N [15MT36
		Third Semester B.E. Deg	ree Examination, June	/July 2018
			er Organization	
Ti	me:	3 hrs.		M M 1 00
1 11			<u>39</u>	Max. Marks: 80
	1	Note: Answer any FIVE full questions	ร์, choosing one full question f	rom each module.
			Module-1	
1	a.	Draw the diagram that shows the Explain the basic operational concept	connections between the process with an example	
	b.	Perform the following arithmetic of	perations using 5-bit 2's com	(08 Marks) plement number system
		(i) $A + B$ (ii) $A - B$ (iii) $-A + B$	(iv) $-A - B$ where $A = -7$ and	and $B = 12$. State whether
		result is correct or incorrect.		(08 Marks)
			OR	
2	a.	Write the basic performance equation performance.	n and explain how each parame	
	b.	Explain the little Endian and the Big	Endian addressing scheme. Ho	(08 Marks) ow the message 'MADE'
á.		is stored in the memory starting from	the address 2000 H using both	the schemes. (08 Marks)
31	7)	7	Module-2	(B) 0
3	a.	Explain absolute, indirect, index and	autoincrement addressing mod-	es with example.
	b.	Find the effective address of the memory operand in each of the following instruction:		
		Load $20(R_1)$, R_5	iory operand in each of the long	owing instruction.
		Move #3000, R ₅ Store R ₅ , 30 (R ₁ , R ₂)		
		Add $-(R_2)$, R_5		
		Subtract $(R_1)+, R_5$	(2) ₅₃₎ ,	
	c.	Where $R_1 = 1200$ and $R_2 = 4600$. Explain shift arithmetic shift and rots	ate instructions with example	(05 Marks)
		Explain shift, arithmetic shift and rota	the mistractions with example.	(05 Marks)
4	a.	Evaluin the single precision and doub	OR	
7	α.	Explain the single precision and doub	ne precision IEEE standard floa	ating point formats. (08 Marks)
	b.	How the special values $0, \infty$ and $\sqrt{1}$	are represented using single p	recision IEEE format?
	c.	Explain PUSH and POP instruction w	> vith example.	(04 Marks) (04 Marks)
				(or marks)
5	a.	Explain any two methods of handling	Module-3 multiple devices using interru	nt priority ashamas
		The state of the s		(08 Marks)
	b.	Draw the timing diagram of input da operation.	ta transfer using multiple cloc	
				(08 Marks)

a. Draw the diagram of DMA controller interface in a computer system and explain the working principle. (08 Marks)

b. Draw the timing diagram of PCI bus read operation and explain.

(08 Marks)

Module-4

7 a. Draw the circuit diagram of SRAM cell and DRAM and explain the read/write operation.
(05 Marks)

b. Give the list of all possible non-volatile memory.

(03 Marks)

c. Draw the block diagram of synchronous DRAMs and explain the operation with timing diagram. (08 Marks)

OR

8 a. The main memory size is 64 KB and cache memory size is 8 KB. Each memory is divided into the size of 1 KB module. Give the address mapping scheme using (i) direct mapping (ii) associative mapping. (08 Marks)

b. Draw the block diagram of virtual memory address translation method and explain how virtual address is converted into the physical address. (08 Marks)

Module-5

9 a. Draw the diagram of single-bus organization of the datapath inside a processor and explain the steps to execute an instruction. (08 Marks)

b. List the control sequences needed for the execution of an instruction add (R₂), R₁. (08 Marks)

OR

10 a. Draw the diagram of three bus organization of the datapath and write the control sequences needed to execute an instruction add R₁, R₂, R₃.

Explain with diagram the operation of the microproframmed control unit.