CBCS Scheme

USN | | | | | | | | | | |

Third Semester B.E. Degree Examination, Dec.2017/Jan.2018
Analog Electronics Circuits

Time: 3 hrs.   Max. Marks: 80

Note: *Answer FIVE full questions, choosing one full question from each module.*

Module-1

1 a. Explain the different biasing circuits of BJT, for each circuit find an expression for stability factor. Also describe how to find the Q point of the circuit. **(09 Marks)**

   b. Draw the circuit of voltage divider bias. Take the circuit parameters as, $V_{CC} = 10$ V, $R_2 = 17$ KΩ, $R_1 = 83$ KΩ, $R_C = 2$ KΩ, $R_E = 0.5$ KΩ, find Q point and terminal voltages. The transistor has $\beta = 100$ and $V_{BE} = 0.7$ V. **(07 Marks)**

OR

2 a. Explain the operation of transistor as a switch with the help of neat circuit diagram and waveforms. Also enumerate the design procedure. **(08 Marks)**

   b. For the following circuit, find the Q point, **(08 Marks)**

Take $V_{CC} = 10$ V, $R_C = 1$ KΩ, $R_E = 0.5$ KΩ, $\beta = 50$, $V_{BE} = 0.7$ V

Fig. Q2 (b)

Module-2

3 a. Draw the circuit of emitter follower with voltage divider biasing and derive expressions for current gain, voltage gain input and output impedances. **(08 Marks)**

   b. For the following circuit find current gain, voltage gain, input and output impedances. **(08 Marks)**

$R_B = 10$ KΩ
$h_{ie} = 1$ KΩ
$h_{re} = 10^{-4}$
$h_{fe} = 100$
$h_{oe} = 12$ μ℧

Fig. Q3 (b)

OR

4 a. With neat diagrams derive expressions for Miller capacitances (C_{MI} and C_{MO}). **(08 Marks)**

   b. For the following circuit find the lower cut-off frequency, **(08 Marks)**

R_B = 10 KΩ
R_L = 4 KΩ
R_E = 1 KΩ
R_S = 2 KΩ
h_{ie} = 1 KΩ
h_{fe} = 100
C_{C1} = 0.1 μF
C_{C2} = 0.2 μF
C_E = 47 μF

Fig. Q4 (b)

Module-3

5 a. Two amplifiers are cascaded. The load resistance R_L = 20 KΩ and internal resistance of the voltage source is 2 KΩ. Find the

   (i)   Loaded voltage gain of each stage.
   (ii) Total voltage gain of cascaded amplifier with R_S.
   (iii) Current gain of cascaded amplifier.
   (iv) Output impedance.

   The first stage bias No load voltage gain = 1,   Input impedance = 500 KΩ,
   Output impedance = 1 K, The second stage has a no load voltage gain of 300, input impedance of 1 KΩ and output impedance of 50 KΩ. **(08 Marks)**

   b. With neat diagrams explain cascade amplifier. **(08 Marks)**

OR

6 a. Derive suitable expression to explain the effect of negative feedback on, (i) Gain stability (ii) Distortion in amplifier. **(08 Marks)**

   b. The open loop gain of an amplifier is subjected to variation of ±10% due to changes in temperature. Using such an amplifier design a feedback amplifier such that the closed loop gain of the amplifier is 150±1%. Find the value of open loop gain of the amplifier and feedback factor. **(08 Marks)**

Module-4

7 a. Draw the circuit of class-A transformed amplifier and explain its operation. Derive an expression for maximum efficiency of conversion with the help of neat waveforms. **(08 Marks)**

   b. A transistor amplifier has zero signal collector current of 40 mA. When an a.c. source is connected, the dc collector current is 50 mA. The peak fundamental current in collector is 30 mA. Find second harmonic distortion and output ac power. **(08 Marks)**

OR

8 a. Draw the circuit of Wien bridge oscillator and explain its operation. Also derive an expression for frequency of oscillation. **(10 Marks)**

   b. Explain with neat circuit diagram, the operation of crystal oscillator and write the expression for frequency of oscillation. **(06 Marks)**

Module-5

9 a. With neat diagrams, explain the construction, working and static characteristics of n-channel JFET. **(08 Marks)**

 b. Draw the circuit of common source amplifier with bypass capacitor and derive an expression for voltage gain and output impedance. **(08 Marks)**

OR

10 a. With the help of neat diagrams, explain the construction, working and characteristics of n-channel depletion MOSFET. **(08 Marks)**

 b. A common source amplifier without bypass capacitor has $R_D = 2\,K\Omega$, $R_S = 1\,K\Omega$, $R_G = 1\,M\Omega$, find voltage gain and output impedance $g_m = 2m\,\mho$. **(08 Marks)**


Fig. Q10 (b)

* * * * *